Pixel unit and method for manufacturing the same
AssigneeAu Optronics Corporation
InventorsPeng-Bo Xi, Sung-Yu Su, Chu-Hsuan I
Life of this patent
Estimating the term…
Abstract
A method for manufacturing a pixel unit includes the following steps. A channel layer is formed. A first pattern layer is formed above the channel layer and includes a scan line and a gate electrode. A second pattern layer is formed above the first pattern layer and includes a data line and a source electrode, where the source electrode is electrically connected to the channel layer. A third pattern layer is formed above the second pattern layer and includes a drain electrode and an auxiliary electrode, where the drain electrode is electrically connected to the channel layer. The auxiliary electrode is electrically connected to the scan line through a first contact hole.
Claims15
A method for manufacturing a pixel unit, comprising:
- forming a channel layer on a substrate;
- forming a first pattern layer above the channel layer, the first pattern layer comprising a scan line and a gate electrode;
- forming a second pattern layer above the first pattern layer, the second pattern layer comprising a data line and a source electrode, wherein the source electrode is electrically connected to the channel layer;
- and
- forming a third pattern layer above the second pattern layer, the third pattern layer comprising a drain electrode and an auxiliary electrode, wherein the drain electrode is not overlapped with the second pattern layer along a vertical projection direction of the substrate, the drain electrode is electrically connected to the channel layer through a third contact hole, the second pattern layer is not overlapped with the third contact hole along the vertical projection direction of the substrate, and the auxiliary electrode is electrically connected to the scan line through a first contact hole.
A pixel unit, disposed on a substrate and comprising:
- a channel layer, disposed on the substrate;
- a first insulation layer, covering the channel layer;
- a first pattern layer, disposed on the first insulation layer and comprising a scan line and a gate electrode, wherein a vertical projection of the gate electrode onto the substrate at least partially overlaps with a vertical projection of the channel layer onto the substrate;
- a second insulation layer, disposed on the first insulation layer and covering the first pattern layer, wherein the first insulation layer and the second insulation layer share a first contact hole;
- a second pattern layer, disposed on the second insulation layer and comprising a data line and a source electrode, wherein the source electrode is electrically connected to the channel layer through the first contact hole;
- a third insulation layer, disposed on the second insulation layer and covering the second pattern layer, wherein the second insulation layer and the third insulation layer share a second contact hole, and the first insulation layer, the second insulation layer, and the third insulation layer share a third contact hole;
- and
- a third pattern layer, disposed on the third insulation layer and comprising a drain electrode and an auxiliary electrode, wherein the drain electrode is not overlapped with the second pattern layer along a vertical projection direction of the substrate, the auxiliary electrode is electrically connected to the scan line through the second contact hole, the drain electrode is electrically connected to the channel layer through the third contact hole, and the second pattern layer is not overlapped with the third contact hole along the vertical projection direction of the substrate.
A method for manufacturing a pixel unit, comprising:
- forming a channel layer on a substrate;
- forming a first pattern layer above the channel layer, the first pattern layer comprising a scan line and a gate electrode;
- forming a second pattern layer above the first pattern layer, the second pattern layer comprising a data line and a source electrode, wherein the source electrode is electrically connected to the channel layer through a first contact hole;
- and
- forming a third pattern layer above the second pattern layer, the third pattern layer comprising a drain electrode and an auxiliary electrode, wherein the auxiliary electrode is electrically connected to the scan line through a second contact hole, the drain electrode is electrically connected to the channel layer through a third contact hole, and the auxiliary electrode is not overlapped with the first contact hole along a vertical projection direction of the substrate.
Dependencies are inferred from the claim text.