# US 10,373,682 B2 · Write set operation for memory device with bit line capacitor drive

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 10,373,682 B2
- Document ID: US10373682B2
- Status: Granted
- Kind: B2
- Application number: 15/855,903
- Filed: 2017-12-27
- Published: 2019-06-27
- Granted: 2019-08-06
- Earliest claimed: 2017-12-27
- Assignees: SanDisk Technologies LLC
- Applicants: SanDisk Technologies LLC
- Inventors: Ward Parkinson; James O'Toole; Thomas Trent
- Web page: https://patentgrep.com/patent/US10373682B2

## CPC

- G11C 13/0069: {Writing or programming circuits or methods}
- G11C 7/04: with means for avoiding disturbances due to temperature effects
- G11C 11/1675: {Writing or programming circuits or methods}
- G11C 11/5685: {using storage elements comprising metal oxide memory material, e.g. perovskites}
- G11C 13/0004: {comprising amorphous/crystalline phase transition cells}
- G11C 13/0023: {Address circuits or decoders}
- G11C 13/0026: {Bit-line or column circuits}
- G11C 13/0028: {Word-line or row circuits}
- G11C 13/0038: {Power supply circuits}
- G11C 13/0061: {Timing circuits or methods}
- G11C 2013/0071: {Write using write potential applied to access device gate}
- G11C 2013/0078: {Write using current through the cell}
- G11C 2013/0083: {Write to perform initialising, forming process, electro forming or conditioning}
- G11C 2013/0092: {Write characterized by the shape, e.g. form, length, amplitude of the write pulse}
- G11C: STATIC STORES (semiconductor memory devices H10B)

## Abstract

Apparatuses and techniques are described for programming phase change memory cells while avoiding a clamp condition in transistors which are used for biasing a word line and bit line when the word line and bit line are unselected for a write operation. The transistors may be connected in parallel with the word line and bit line. During a write operation, a current source is connected to a selected word line and a voltage control circuit is connected to the selected bit line. The voltage control circuit can include a capacitor or a voltage driver, for example. The capacitor accumulates charge, or the voltage driver applies an increasing ramp voltage to the bit line, to increase the voltage of the bit line and word line during the write operation and to avoid the clamp condition.

## Claims

### Claim 1

An apparatus, comprising:
a memory cell connected at one end to a word line and at another end to a bit line;
a first isolation transistor connected to the word line and configured to connect an isolation voltage to the word line when the memory cell is unselected and to disconnect the isolation voltage from the word line during a write operation for the memory cell;
a current source configured to provide a current through the memory cell via the word line during the write operation, wherein the current source is configured to increase the current to a peak level and, in a time period, continuously ramp down the current from the peak level until a completion of the write operation;
a voltage control circuit connected to the bit line via a first path;
a second path connected to the bit line;
the voltage control circuit comprising a capacitor connected to the bit line via the first path, and a first transistor connected to one side of the capacitor and to another side of the capacitor, wherein the another side of the capacitor is connected to ground by a second transistor, a control gate of the second transistor is connected to ground by a resistor, and a voltage of the another side of the capacitor is above ground at least by a threshold voltage of the second transistor;
the first transistor is configured in a conductive state to short circuit the one side of the capacitor to the another side of the capacitor to provide a starting voltage on the bit line at a start of the time period and is then configured in a non-conductive state to disconnect the one side of the capacitor from the another side of the capacitor to allow the capacitor to collect charge from the bit line to continuously increase the voltage on the bit line throughout for at least 50% of the time period; and
at other times than during the write operation, the first transistor is configured in the conductive state to short circuit the one side of the capacitor to the another side of the capacitor to allow a voltage to be provided on the bit line via the second path.

### Claim 2 (depends on 1)

The apparatus of claim 1, wherein:
a source of the first isolation transistor is connected to the word line; and
the capacitor is configured to increase a voltage on the bit line during the write operation by an amount which is sufficient to prevent the first isolation transistor from entering a clamp condition in which a voltage of the source falls below Vcg−Vth, where Vcg is a control gate voltage of the first isolation transistor and Vth is a threshold voltage of the first isolation transistor.

### Claim 3 (depends on 2)

The apparatus of claim 2, wherein:
a drain of the first isolation transistor is connected to the isolation voltage.

### Claim 4 (depends on 1)

The apparatus of claim 1, further comprising:
a second isolation transistor connected to the bit line, the second isolation transistor is configured to connect the isolation voltage to the bit line when the memory cell is unselected and to disconnect the isolation voltage from the bit line during the write operation.

### Claim 5 (depends on 4)

The apparatus of claim 4, wherein:
a source of the second isolation transistor is connected to the bit line; and
the capacitor is configured to increase a voltage on the bit line during the write operation by an amount which is insufficient to cause the second isolation transistor to enter a clamp condition in which a voltage of the source exceeds Vcg+Vth, where Vcg is a control gate voltage of the second isolation transistor and Vth is a threshold voltage of the second isolation transistor.

### Claim 6 (depends on 4)

The apparatus of claim 4, wherein:
the first isolation transistor comprises an n-MOSFET having a p-type well within an n type well within a p-type substrate; and
the second isolation transistor comprises a p-MOSFET having an n type well within the p-type substrate.

### Claim 7

A system, comprising:
a controller; and
a memory die connected to the controller, the memory die comprises:
a cross-point array of phase change memory cells, the phase change memory cells comprising first and second terminals;
a set of word lines connected to the first terminals;
a set of bit lines connected to the second terminals;
a set of first decoders connected to the set of word lines;
a set of second decoders connected to the set of bit lines;
a current source connected to the set of first decoders;
a capacitor connected to the set of second decoders via a first path; and
a first transistor connected to one side of the capacitor and to another side of the capacitor, wherein:
the another side of the capacitor is connected to ground by a second transistor;
a control gate of the second transistor is connected to ground by a resistor;
a voltage of the another side of the capacitor is above ground at least by a threshold voltage of the second transistor; and
the first transistor is configured in a conductive state to short circuit the one side of the capacitor to the another side of the capacitor to provide a starting voltage on the first path at a start of a write operation and is then configured to disconnect the one side of the capacitor from the another side of the capacitor to allow the capacitor to collect charge from the first path to continuously increase a voltage on the first path during at least a majority of a time period in which a current of a memory cell ramps down from a peak level to a minimum level in the write operation.

### Claim 8 (depends on 1)

The apparatus of claim 1, wherein:
the current is ramped down from the peak level at a constant rate.

### Claim 9 (depends on 1)

The apparatus of claim 1, wherein:
the capacitor is configured to collect charge from the bit line to continuously increase the voltage on the bit line throughout the time period.

### Claim 10 (depends on 1)

The apparatus of claim 1, wherein:
the first transistor comprises an n-channel MOSFET.

### Claim 11 (depends on 1)

The apparatus of claim 1, wherein:
the second transistor comprises a p-channel MOSFET.

### Claim 12 (depends on 1)

The apparatus of claim 1, wherein:
the starting voltage is stored in the capacitor at a start of the write operation.

### Claim 13 (depends on 7)

The apparatus of claim 7, wherein:
at other times than during the write operation, the first transistor is configured in the conductive state to short circuit the one side of the capacitor to the another side of the capacitor to allow a voltage to be provided to the set of second decoders via a second path.

### Claim 14 (depends on 7)

The apparatus of claim 7, wherein:
the starting voltage is stored in the capacitor at a start of the write operation.