ADC based receiver
AssigneeXilinx, Inc.
InventorsHongtao Zhang, Yohan Frans, Geoffrey Zhang
Life of this patent
Estimating the term…
Abstract
A receiver includes: an automatic gain controller (AGC) configured to receive an analog signal; an analog-to-digital converter (ADC) configured to receive an output from the AGC and to output a digitized signal, wherein a most significant bit of the digitized signal corresponds to a sliced data, and a least significant bit of the digitized signal corresponds to an error signal; and an adaptation unit configured to control the AGC, the ADC, or both the AGC and the ADC, based at least in part on the digitized signal to achieve a desired data digitization and data slicing.
Claims18
A receiver, comprising:
- an automatic gain controller (AGC) configured to receive an analog signal;
- an analog-to-digital converter (ADC) configured to receive an output from the AGC and to output a digitized signal, wherein a most significant bit of the digitized signal corresponds to a sliced data, and a least significant bit of the digitized signal corresponds to an error signal;
- and
- an adaptation unit configured to provide a Vref signal to control a reference voltage of the ADC, and increase or reduce the reference voltage of the ADC, based at least in part on the digitized signal to achieve a desired data digitization and data slicing, wherein the adaptation unit is configured to reduce the Vref signal if a recovered data associated with a ADC code is at a maximum value and an AGC vote is increasing, and wherein the adaptation unit is configured to increase the Vref signal if the recovered data associated with the ADC code is at a minimum value and the AGC vote is decreasing.
A receiver, comprising:
- an automatic gain controller (AGC) configured to receive an analog signal;
- an analog-to-digital converter (ADC) configured to receive an output from the AGC and to output a digitized signal, wherein a most significant bit of the digitized signal corresponds to a sliced data, and a least significant bit of the digitized signal corresponds to an error signal;
- an adaptation unit configured to control the AGC, the ADC, or both the AGC and the ADC, based at least in part on the digitized signal to achieve a desired data digitization and data slicing;
- and
- a digital signal processor (DSP) coupled to the ADC, wherein the DSP is configured to be switched on when the receiver is performing processing for long reach application, and is configured to be switched off when the receiver is performing processing for short reach application.
A method performed by a receiver, comprising:
- providing an output by an automatic gain controller (AGC) based on an analog signal;
- providing a digitized signal by an analog-to-digital converter (ADC) based on the output from the AGC, wherein a most significant bit of the digitized signal corresponds to a sliced data and a least significant bit of the digitized signal corresponds to an error signal;
- and
- providing a Vref signal for controlling a reference voltage of the ADC, and increasing or reducing the reference voltage of the ADC, based at least in part on the digitized signal to achieve a desired data digitization and data slicing, wherein the act of controlling is performed by an adaptation unit;
- wherein the act of providing the Vref signal comprises reducing the Vref signal if a recovered data associated with a ADC code is at a maximum value and an AGC vote is increasing, or increasing the Vref signal if the recovered data associated with the ADC code is at a minimum value and the AGC vote is decreasing.
Dependencies are inferred from the claim text.