US 10,361,681 B2Granted

Moving average low-pass filtering device and method

AssigneeChung Yuan Christian University

InventorsShih-Lun Chen, Ting-Lan Lin, Wen-Xuan Zhao

Life of this patent

Estimating the term…

Loading patent…

Abstract

Differing from the fact that the amount of register units and adder units arranged in conventional moving average filter must be increased for processing more number of reference input signals, the present invention particularly discloses a moving average low-pass filtering device. The moving average low-pass filtering device comprises a register unit and a filtering and processing unit, and is able to use identical circuit architecture to successfully treat reference input signals with a filtering process even if the number of the reference input signals is alternatively increased. Moreover, after finishing a verification experiment by a simulator, simulation results have proved that, this novel moving average low-pass filtering device still can use identical circuit architecture to complete the filtering process under nearly the same calculation efficiency even though the number of the reference input signals is alternatively increased.

Claims9

Dependent claims

A moving average low-pass filtering device, being electrically connected between a signal providing device and an electronic device, and used for receiving successive input signals from the signal providing device and subsequently apply a filtering process to the successive input signals, so as to correspondingly output successive signals to the electronic device;

moreover, the moving average low-pass filtering device comprising:
a register unit, comprising a first register for temporarily storing the successive input signals and a second register;
and
a filtering and processing unit, comprising:
an adder, being coupled to the first register for applying an adding process to an N-th input signal of the successive input signals;
a first shifter, being coupled to the adder and the second register of the register unit, and being configured for applying a first shift process to the N-th input signal that is been treated with the adding process, and the second register temporarily storing the N-th input signal as a (N−1)-th input signal;
a second shifter, being coupled to the second register of the register unit for applying a second shift process to the (N−1)-th input signal;
and
a subtractor, being electrically connected to the second shifter and the second register of the register unit, and being configured to apply a subtracting process to the (N−1)-th input signal and the (N−1)-th input signal that is been treated with the second shift process;
wherein the adder is also coupled to the subtractor, such that an output signal of the subtractor and the N-th input signal are applied with the adding process by the adder.

7 more elements

A moving average low-pass filtering method, being implemented in an execution device, wherein the execution device is electrically connected between a signal providing device and an electronic device, and used for receiving successive input signals from the signal providing device and subsequently apply a filtering process to the successive input signals, so as to correspondingly output successive signals to the electronic device;

moreover, the moving average low-pass filtering method comprising following steps:
(1) providing a register unit and a filtering and processing unit in the execution device;
wherein the register unit comprises a first register and a second register, and the filtering and processing unit comprising a first shifter, a second shifter, and a subtractor;
(2) letting the register unit receive successive input signals from a memory, a storing device or the signal providing device through the first register thereof;
(31) letting the adder access the first register, so as to apply an adding process to an N-th input signal of the successive input signals;
(32) using the first shifter to apply the a first shift process to the N-th input signal that is been treated with the adding process;
(33) using the second register to temporarily store the N-th input signal that is been treated with the first shift process as an (N−1)-th input signal;
(34) using the second shifter to apply a second shift process to the (N−1)-th input signal;
and
(35) using the subtractor to apply the subtracting process to the (N−1)-th input signal that is been treated with the second shift process;
wherein the adder is configured to apply the adding process to an output signal of the subtractor and the forgoing N-th input signal.

8 more elements

Dependencies are inferred from the claim text.

Facts

Application: 15/726,357Filed 5 Oct 2017
Priority: TW 106115734 A12 May 2017
Published: US 2018/0331673 A115 Nov 2018
Granted: 23 Jul 2019
Term ends: Not estimatedThe source records don’t support an estimate.

Classification10 codes

H03H 17/026
Filters characterised by a particular frequency response or filtering method: averaging filters
G06F 5/01
Methods or arrangements for data conversion without changing the order or content of the data handled: for shifting, e.g. justifying, scaling,…
G06F 7/50
Using non-contact-making devices, e.g. tube, solid state device; using unspecified devices: adding; Subtracting
G06F 7/544
Using non-contact-making devices, e.g. tube, solid state device; using unspecified devices: for evaluating functions by calculation