US 10,318,454 B2Granted

Interrupt processing method and interrupt controller

AssigneeSanechips Technology Co., Ltd.

InventorZhiguo Xu

Life of this patent

Estimating the term…

Loading patent…

Abstract

Disclosed are an interrupt processing method and an interrupt controller. Before a CPU writes interrupt processing completion identification information of a current interrupt into an interrupt controller, interrupt source clear information of the interrupt is stored into the interrupt controller; and then when the interrupt controller receives a request, sent by the CPU, for writing the interrupt processing completion identification information, an interrupt source of the interrupt is directly cleared according to the interrupt source clear information stored in the interrupt controller, the CPU does not need to firstly access an interrupt clear register of a corresponding peripheral through a plurality of bus converter bridges to acquire information needed for clearing the interrupt source and then perform clearance. Therefore, the abovementioned solution can shorten the time needed by the CPU for clearing the interrupt source to a relatively great extent and avoid delaying the response time of other interrupts.

Claims13

Dependent claims

An interrupt processing method, comprising:

before a CPU writes interrupt processing completion identification information of a current interrupt into an interrupt controller, storing interrupt source clear information of the interrupt into the interrupt controller;
and
when the interrupt controller receives a request, sent by the CPU, for writing the interrupt processing completion identification information, clearing an interrupt source of the interrupt according to the interrupt source clear information stored in the interrupt controller, wherein after the CPU processes the interrupt, the clearance of the interrupt source can be directly performed according to the interrupt source clear information stored in advance in the interrupt controller,
wherein, the interrupt source clear information comprises an interrupt clear register address of a peripheral which produces the interrupt and content in an interrupt status register corresponding to the interrupt,
wherein, the step of storing the interrupt source clear information of the interrupt into the interrupt controller comprises:
when the CPU makes a response to the interrupt produced by the peripheral, reading content in the interrupt status register corresponding to the interrupt according to the interrupt status register address, and storing the content in the interrupt status register corresponding to the interrupt into the interrupt controller,
wherein, after the CPU makes the response to the interrupt and when the content in the interrupt status register corresponding to the interrupt needs to be acquired, the content is acquired from the interrupt controller by directly using the interrupt status register address stored in the interrupt status register.

4 more elements

An interrupt controller, comprising a storage module and an interrupt clear module, wherein,

the interrupt clear module is arranged to, before a CPU writes interrupt processing completion identification information of a current interrupt into the interrupt controller, acquire interrupt source clear information of the interrupt and store the interrupt source clear information into the storage module;
and when the interrupt controller receives a request, sent by the CPU, for writing the interrupt processing completion identification information, clear an interrupt source of the interrupt according to the interrupt source clear information stored in the storage module, wherein after the CPU processes the interrupt, the clearance of the interrupt source can be directly performed according to the interrupt source clear information stored in advance in the interrupt controller;
and
the storage module is arranged to store the interrupt source clear information,
wherein, the interrupt source clear information comprises an interrupt clear register address of a peripheral which produces the interrupt and content in an interrupt status register corresponding to the interrupt,
the storage module comprises an interrupt status register content storage unit;
the interrupt clear module is further arranged to, when the CPU module makes a response to the interrupt produced by the peripheral, read the content in the interrupt status register corresponding to the interrupt according to the interrupt status register address, and store the content in the interrupt status register corresponding to the interrupt into the interrupt status register content storage unit;
and
the interrupt status register content storage unit is arranged to store the content in the interrupt status register corresponding to the interrupt,
wherein, the interrupt status register content storage unit is further arranged to, after the CPU makes the response to the interrupt and when the content in the interrupt status register corresponding to the interrupt needs to be acquired, provide the CPU with the content in the interrupt status register stored by the interrupt status register content storage unit.

7 more elements

Dependencies are inferred from the claim text.