# US 10,311,793 B2 · Display apparatus having a simple pixel structure and method of driving the same

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 10,311,793 B2
- Document ID: US10311793B2
- Status: Granted
- Kind: B2
- Application number: 15/400,465
- Filed: 2017-01-06
- Published: 2017-11-23
- Granted: 2019-06-04
- Earliest claimed: 2016-05-18
- Assignees: Samsung Display Co., Ltd.; Industry-University Cooperation Foundation Hanyang University
- Applicants: Samsung Display Co., Ltd.; Industry-University Cooperation Foundation Hanyang University
- Inventors: Chong-Chul Chai; Oh-Kyong Kwon; Nack-Hyeon Keum; Kyong-Hwan Oh; Young-Wan Seo; Yong-Koo Her; In-Jae Hwang
- Web page: https://patentgrep.com/patent/US10311793B2

## CPC

- G09G 3/3258: with pixel circuitry controlling the voltage across the light-emitting element
- H10D 86/481: {integrated with passive devices, e.g. auxiliary capacitors}
- G09G 3/3233: with pixel circuitry controlling the current through the light-emitting element
- H10D 86/60: wherein the TFTs are in active matrices
- G09G 3/3266: Details of drivers for scan electrodes
- G09G 2300/0426: Layout of electrodes and connections
- G09G 2300/0819: used for counteracting undesired variations, e.g. feedback or autozeroing
- G09G 2300/0852: being a dynamic memory with more than one capacitor
- G09G 2300/0866: by means of changes in the pixel supply voltage
- G09G 2310/063: Waveforms for resetting the whole screen at once
- G09G 2320/02: Improving the quality of display appearance
- G09G 2320/043: Preventing or counteracting the effects of ageing
- G09G 2330/021: Power management, e.g. power saving
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)
- H10D: INORGANIC ELECTRIC SEMICONDUCTOR DEVICES

## Abstract

A display apparatus includes a plurality of pixels. A pixel includes a first capacitor connected between a first voltage line receiving a first driving signal and a first node, a first transistor comprising a control electrode connected to the first node, a first electrode connected to a second voltage line receiving a first power source signal and a second electrode connected to a second node, an organic light emitting diode comprising an anode electrode connected to the second node and a cathode electrode receiving a second power source signal, a second capacitor connected between an m-th data line and the second node (wherein, ‘m’ is a natural number) and a second transistor comprising a control electrode connected to an n-th scan line (wherein, ‘n’ is a natural number), a first electrode connected to the first node and a second electrode connected to the second node.

## Claims

### Claim 1

A display apparatus comprising:
a plurality of pixels, wherein each pixel of the plurality of pixels comprises:
a first capacitor connected between a first voltage line receiving a first driving signal and a first node;
a first transistor comprising a control electrode connected to the first node, a first electrode connected to a second voltage line receiving a first power source signal and a second electrode connected to a second node;
an organic light emitting diode comprising an anode electrode connected to the second node and a cathode electrode receiving a second power source signal;
a second capacitor connected between an m-th data line and the second node (wherein, ‘m’ is a natural number);
a second transistor comprising a control electrode connected to an n-th scan line (wherein, ‘n’ is a natural number), a first electrode connected to the first node and a second electrode connected to the second node; and
a third transistor comprising a control electrode connected to a third voltage line receiving a second driving signal, a first electrode connected to the first voltage line and a second electrode connected to the second node.

### Claim 2 (depends on 1)

The display apparatus of claim 1, wherein each of the first, second and third transistors is an N-type transistor.

### Claim 3 (depends on 2)

The display apparatus of claim 2, wherein during a first period of a frame period, the first voltage line receives a low voltage of the first driving signal, the second voltage line receives a high voltage of the first power source signal, the third voltage line receives a high voltage of the second driving signal and the n-th scan line receives a high voltage of a scan signal.

### Claim 4 (depends on 3)

The display apparatus of claim 3, wherein during a second period of the frame period, the first voltage line receives a low voltage of the first driving signal, the second voltage line receives a low voltage of the first power source signal lower than the low voltage of the first driving signal, the third voltage line receives a low voltage of the second driving signal, and the n-th scan line receives a high voltage of the scan signal.

### Claim 5 (depends on 4)

The display apparatus of claim 4, wherein during a third period of the frame period, the first voltage line receives a low voltage of the first driving signal, the second voltage line receives a high voltage of the first power source signal, the third voltage line receives a low voltage of the second driving signal, the n-th scan line receives a high voltage of the scan signal during an n-th horizontal period in the third period, and the m-th data line receives a data voltage corresponding to a plurality of horizontal lines.

### Claim 6 (depends on 5)

The display apparatus of claim 5, wherein during the n-th horizontal period, a data voltage corresponding to an n-th horizontal line is divided by a voltage division ratio of the first and second capacitors which are connected in series and divided voltage is applied to the first node.

### Claim 7 (depends on 5)

The display apparatus of claim 5, wherein the m-th data line receives a reference voltage before the m-th data line receives a data voltage corresponding to a first horizontal line of a plurality of horizontal lines, and
the m-th data line receives a reference voltage after the m-th data line receives a data voltage corresponding to a last horizontal line of a plurality of horizontal lines.

### Claim 8 (depends on 7)

The display apparatus of claim 7, wherein the m-th data line receives a reference voltage before the first voltage line receives a high voltage of the first driving signal and,
the reference voltage is equal to or lower than a lowest voltage in a voltage range of the data voltage.

### Claim 9 (depends on 5)

The display apparatus of claim 5, wherein during a fourth period of the frame period, the first voltage line receives a high voltage of the first driving signal, the second voltage line receives a high voltage of the first power source signal, the third voltage line receives a low voltage of the second driving signal, and the n-th scan line receives a low voltage of the scan signal.

### Claim 10 (depends on 9)

The display apparatus of claim 9, wherein when a difference voltage between the high voltage and the low voltage of the first driving signal is applied to the first node,
the first transistor is turned on and a driving current corresponding to the data voltage applied to the first node flows through the organic light emitting diode.

### Claim 11 (depends on 1)

The display apparatus of claim 1, wherein each of the first, second and third transistors is a P-type transistor.

### Claim 12 (depends on 11)

The display apparatus of claim 11, wherein during a first period, the first voltage line receives a low voltage of the first driving signal, the second voltage line receives a low voltage of the first power source signal, the third voltage line receives a low voltage of the second driving signal, and the n-th scan line receives a low voltage of the scan signal.

### Claim 13 (depends on 12)

The display apparatus of claim 12, wherein the low voltage of the first power source signal is higher than the low voltage of the first driving signal.

### Claim 14 (depends on 12)

The display apparatus of claim 12, wherein during a second period of the frame period, the first voltage line receives a low voltage of the first driving signal, the second voltage line receives a low voltage of the first power source signal, the third voltage line receives a high voltage of the second driving signal and the n-th scan line receives a low voltage of the scan signal.

### Claim 15 (depends on 14)

The display apparatus of claim 14, wherein during a third period of the fame period, the first voltage line receives a low voltage of the first driving signal, the second voltage line receives a low voltage of the first power source signal, the third voltage line receives a high voltage of the second driving signal, the n-th scan line receives a low voltage of the scan signal during an n-th horizontal period in the third period, and the m-th data line receives a data voltage corresponding to a plurality of horizontal lines.

### Claim 16 (depends on 15)

The display apparatus of claim 15, wherein during the n-th horizontal period, a data voltage corresponding to an n-th horizontal line is divided by a voltage division ratio of the first and second capacitors which are connected in series and divided voltage is applied to the first node.

### Claim 17 (depends on 15)

The display apparatus of claim 15, wherein the m-th data line receives a reference voltage before the m-th data line receives a data voltage corresponding to a first horizontal line of a plurality of horizontal lines, and
the m-th data line receives a reference voltage after the m-th data line receives a data voltage corresponding to a last horizontal line of a plurality of horizontal lines.

### Claim 18 (depends on 17)

The display apparatus of claim 17, wherein the m-th data line receives a reference voltage before the first voltage line receives a high voltage of the first driving signal, and
the reference voltage is equal to or lower than a lowest voltage in a voltage range of the data voltage.

### Claim 19 (depends on 15)

The display apparatus of claim 15, wherein during a fourth period of the frame period, the first voltage line receives a high voltage of the first driving signal, the second voltage line receives a high voltage of the first power source signal, the third voltage line receives a high voltage of the second driving signal, and the n-th scan line receives a high voltage of the scan signal.

### Claim 20 (depends on 19)

The display apparatus of claim 19, wherein when a difference voltage between the high voltage and the low voltage of the first driving signal is applied to the first node,
the first transistor is turned on and a driving current corresponding to the data voltage applied to the first node flows through the organic light emitting diode.

### Claim 21 (depends on 1)

The display apparatus of claim 1, wherein at least one of the second and third transistors has a dual gate structure.

### Claim 22 (depends on 1)

The display apparatus of claim 1, wherein:
a first insulating interlayer is disposed on the control electrode of the first transistor and a first electrode of the first capacitor, the first voltage line and the second electrode of the first capacitor which are disposed on the first insulating interlayer,
a second insulating interlayer is disposed on the first voltage line and the second electrode of the first capacitor, the m-th data line and a first electrode of the second capacitor which are disposed on the second insulating interlayer, and
a third insulating interlayer is disposed on the m-th data line and a first electrode of the second capacitor, the second voltage line and a second electrode of the second capacitor which are disposed on the third insulating interlayer.
