Reconfigurable and scalable hardware management architecture
AssigneeLattice Semiconductor Corporation
InventorsSrirama Chandra, Robert Bartel
Life of this patent
Estimating the term…
Loading patent…
AssigneeLattice Semiconductor Corporation
InventorsSrirama Chandra, Robert Bartel
Estimating the term…
In one embodiment, a reconfigurable and scalable hardware management architecture includes a digital controller for controlling two or more analog sense-and-control (ASC) circuits, where each ASC monitors voltage, current, and temperature of one or more power supplies (e.g., DC-to-DC converters), ICs, or a circuit board. The controller and ASCs are connected in a star architecture, where each ASC is connected to the controller via a different, dedicated interface to communicate regarding the power supplies being monitored. In addition, the controller and the ASCs are also connected in a bus architecture via a shared interface. The architecture can be re-configured by adding one or more additional ASCs or by removing one or more existing ASCs, where each additional ASC is (i) connected to a different I/O interface of the digital controller via a different, dedicated interface and (ii) connected to the digital controller and the two or more existing ASCs via the shared interface.
A system comprising:
A digital controller comprising:
A system comprising:
Dependencies are inferred from the claim text.