Low noise reference voltage generator and load regulator
AssigneeSilicon Laboratories Inc.
InventorsAaron J. Caffee, Vaibhav Karkare
Life of this patent
Estimating the term…
Loading patent…
AssigneeSilicon Laboratories Inc.
InventorsAaron J. Caffee, Vaibhav Karkare
Estimating the term…
A low-noise voltage reference generator that utilizes internal gain and feedback to generate an output signal having reduced sensitivity to power supply variations and loading conditions is described. A method includes generating a current based on a voltage drop across a resistor. The voltage drop is based on a second voltage drop across a gate terminal of a transistor and a source terminal of the transistor. The method includes the current using a reference voltage to generate a mirrored current through a node coupled to the drain terminal of the transistor. The method includes generating a level-shifted voltage using a voltage on the node. The method includes buffering the level-shifted voltage using a power supply voltage to generate the reference voltage.
A method comprising:
An apparatus comprising:
An apparatus comprising:
Dependencies are inferred from the claim text.