Full-rate transmitter
AssigneeOracle International Corporation
InventorsZuxu Qin, Baoqing Huang, Dawei Huang, Kuai Yin, Maoqing Yao, Philip Kwan
Life of this patent
Estimating the term…
Loading patent…
AssigneeOracle International Corporation
InventorsZuxu Qin, Baoqing Huang, Dawei Huang, Kuai Yin, Maoqing Yao, Philip Kwan
Estimating the term…
Embodiments include systems and methods for transmitting data over high-speed data channels in context of serializer/deserializer circuits. Some embodiments include a novel full-rate source-series-terminated (SST) transmitter driver architecture with output charge sharing isolation. Certain implementations have a programmable floating tap (e.g., in addition to standard taps) with both positive and negative FIR values and cursor reduction, which can help achieve large FIR range and high channel equalization capability. Some embodiments operate with multi-phase clocking having phased clock error correction, which can facilitate operation with low-jitter and low-DCD clocks. Some implementations also include novel output inductor structures that are disposed to partially overlap output interface bumps.
A system for transmitting data over a high-speed data channel, the system comprising:
A method for transmitting data over a high-speed data channel, the method comprising:
A method for forming a serializer/deserializer (SERDES) transmitter, the method comprising:
Dependencies are inferred from the claim text.