Integrated interposer solutions for 2D and 3D IC packaging
AssigneeInvensas Corporation
InventorsHong Shen, Charles G. Woychik, Arkalgud R. Sitaram, Guilian Gao
Life of this patent
Estimating the term…
Loading patent…
AssigneeInvensas Corporation
InventorsHong Shen, Charles G. Woychik, Arkalgud R. Sitaram, Guilian Gao
Estimating the term…
An integrated circuit (IC) package includes a first substrate having a backside surface and a top surface with a cavity disposed therein. The cavity has a floor defining a front side surface. A plurality of first electroconductive contacts are disposed on the front side surface, and a plurality of second electroconductive contacts are disposed on the back side surface. A plurality of first electroconductive elements penetrate through the first substrate and couple selected ones of the first and second electroconductive contacts to each other. A first die containing an IC is electroconductively coupled to corresponding ones of the first electroconductive contacts. A second substrate has a bottom surface that is sealingly attached to the top surface of the first substrate, and a dielectric material is disposed in the cavity so as to encapsulate the first die.
A method for making an integrated circuit (IC) package, the method comprising:
A method for making an integrated circuit (IC) package, the method comprising:
A method for making an integrated circuit (IC) package, the method comprising:
Dependencies are inferred from the claim text.