Data path control for non-volatile memory
AssigneeSanDisk Technologies LLC
InventorsJingwen Ouyang, Tz-Yi Liu, Henry Zhang, Yingchang Chen
Life of this patent
Estimating the term…
Abstract
Apparatuses, systems, and methods are disclosed for controlling a data path for non-volatile memory. An apparatus includes one or more memory die. A memory die includes a memory core. A memory core includes an array of non-volatile memory cells and an internal data pipeline. A memory die includes a buffer that stores data associated with storage operations for a memory core. A memory die includes an internal controller that communicates with a memory core to initiate storage operations. An internal controller may delay initiating a storage operation in response to determining that an internal data pipeline and a buffer are both full.
Claims20
An apparatus comprising:
- one or more memory die, a memory die comprising,
- a memory core comprising an array of non-volatile memory cells and an internal data pipeline;
- a buffer that stores data associated with storage operations for the memory core;
- and
- an internal controller that communicates with the memory core to initiate the storage operations, wherein the internal controller delays initiating a storage operation in response to determining that the internal data pipeline and the buffer are both full.
An apparatus comprising:
- means for buffering data associated with storage operations for a memory core, the memory core comprising an array of non-volatile memory cells and an internal data pipeline;
- means for dispatching addresses, wherein the means for dispatching addresses communicates with the memory core to initiate the storage operations;
- and
- means for halting address dispatch, wherein the means for halting address dispatch delays initiation of a storage operation in response to determining that the internal data pipeline and the means for buffering data are both full.
A method comprising:
- using a buffer to store data associated with storage operations for a memory core, the memory core comprising an array of non-volatile memory cells and an internal data pipeline
- communicating with the memory core to initiate the storage operations;
- and
- delaying initiation of a storage operation in response to determining that the internal data pipeline and the buffer are both full.
Dependencies are inferred from the claim text.