Configurable synchronized processing of multiple operations
AssigneeMicrosoft Technology Licensing, LLC
InventorsAvdhesh Chhodavdia, Michael S. Fenton, Sheethal Somesh Nayak
Life of this patent
Estimating the term…
Abstract
A system includes operational circuit blocks associated with configurable counter circuits. A configurable counter circuit is configured to control event signal when counting expires and includes a mode input configured to receive a setting of a programmable control event asynchronous mode and a programmable control event synchronous mode. Depending on the programmed mode and whether a control event has occurred in a previous synchronization period, the configurable counter circuit processes an associated operation responsive to issuance of a synchronization instruction or to issuance of a subsequent control event.
Claims19
A method comprising:
- programming one or more configurable counter circuits, each configurable counter circuit controlling at least one operation processing in an operational circuit block during a sequence of synchronization periods;
- processing at least one operation of the operational circuit block after expiration of a synchronization period of the sequence of synchronization periods responsive to a configurable counter circuit associated with the at least one operation being set for a programmable control event asynchronous mode and the associated configurable counter circuit having issued an instance of a control event signal during the synchronization period;
- and
- delaying processing of the at least one operation of the operational circuit block until issuance of a new instance of the control event signal after the synchronization period responsive to the associated configurable counter circuit being set for a programmable control event synchronous mode or the associated configurable counter circuit being set for the programmable control event asynchronous mode and the associated configurable counter circuit having not issued the instance of the control event signal during the synchronization period.
A circuit comprising:
- a configurable counter circuit associated with at least one operation of the circuit, the configurable counter circuit being configured to issue an instance of a control event signal in response to counting expiring and including a mode input configured to receive a setting of a programmable control event asynchronous mode and a programmable control event synchronous mode;
- and
- operational circuitry operable to process the at least one operation of the circuit after expiration of a synchronization period responsive to the configurable counter circuit associated with the at least one operation being set for the programmable control event asynchronous mode and the associated configurable counter circuit issued an instance of the control event signal during the synchronization period and to delay processing of the at least one operation of the circuit until issuance of a new instance of the control event signal after the synchronization period responsive to the associated configurable counter circuit being set for the programmable control event synchronous mode or the associated configurable counter circuit being set for the programmable control event asynchronous mode and the associated configurable counter circuit having not issued the instance of the control event signal during the synchronization period.
A system comprising:
- one or more operational circuit blocks, each operational circuit block being associated with at least one configurable circuit associated with at least one operation of the operational circuit block, the configurable circuit being configured to process an instance of a control event signal and including a mode input configured to receive a setting of a programmable control event asynchronous mode and a programmable control event synchronous mode;
- and
- one or more processor units operable to control synchronization of the one or more operational circuit blocks by programming the at least one configurable circuit to cause the operational circuit block to process the at least one operation of the operational circuit block after expiration of a synchronization period responsive to the configurable circuit associated with the at least one operation being set for the programmable control event asynchronous mode and the associated configurable circuit having processed an instance of the control event signal during the synchronization period and to delay processing of the at least one operation of the operational circuit block until processing of a new instance of the control event signal after the synchronization period responsive to the associated configurable circuit being set for the programmable control event synchronous mode or the associated configurable circuit being set for the programmable control event asynchronous mode and the associated configurable circuit having not processed the instance of the control event signal during the synchronization period.
Dependencies are inferred from the claim text.