Systems and methods for asymmetric memory access to memory banks within integrated circuit systems
AssigneeNXP USA, Inc.
InventorsJoachim Fader, Stephan M. Herrmann, Amit Jindal, Nitin Singh
Life of this patent
Estimating the term…
Loading patent…
AssigneeNXP USA, Inc.
InventorsJoachim Fader, Stephan M. Herrmann, Amit Jindal, Nitin Singh
Estimating the term…
Methods and systems are disclosed for asymmetric memory access to memory banks within integrated circuit (IC) systems. Disclosed embodiments include a memory and a memory controller within an integrated circuit. The memory includes a number of different memory banks, and the memory controller includes a number of different access ports coupled to the memory banks. The memory controller is also configured to provide asymmetric memory access for access requests to memory banks based upon access ports used for memory access requests. Additional disclosed embodiments further use asymmetric access times or asymmetric access bandwidths to provide this asymmetric access to memory banks within system memories for integrated circuit (IC) systems. By providing asymmetric access times or bandwidths for multiple access ports within a memory controller to multiple different memory banks within a system memory, overall access latency or system cost is reduced for the IC systems.
A system for asymmetric memory access in an integrated circuit, comprising:
A method for asymmetric memory access in an integrated circuit, comprising:
Dependencies are inferred from the claim text.