US 10,192,819 B1Granted

Integrated circuit structure incorporating stacked field effect transistors

AssigneeGlobalfoundries Inc.

InventorsDaniel Chanemougame, Lars Liebmann, Ruilong Xie

Life of this patent

Estimating the term…

Loading patent…

Abstract

Disclosed are integrated circuit (IC) structure embodiments that incorporate a stacked pair of field effect transistors (FETs) (e.g., gate-all-around FETs) and metal components that enable power and/or signal connections to source/drain regions of those FETs. Specifically, the IC includes a first FET and a second FET stacked on and sharing a gate with the first FET. The metal components include an embedded contact in a source/drain region of the first FET and connected to a wire (e.g., a power or signal wire). The wire can be a front end of the line (FEOL) wire positioned laterally adjacent to the source/drain region and the embedded contact can extend laterally from the source/drain region to the FEOL wire. Alternatively, the wire can be a back end of the line (BEOL) wire and an insulated contact can extend vertically from the embedded contact through the second FET to the BEOL wire.

Claims20

Dependent claims

An integrated circuit structure comprising:

a first transistor on a substrate and comprising two first source/drain regions and at least one first channel region positioned laterally between the two first source/drain regions;
a dielectric layer on the first source/drain regions;
a second transistor above the first transistor such that the first transistor is stacked between the substrate and the second transistor, the second transistor comprising two second source/drain regions and at least one second channel region positioned laterally between the second source/drain regions, the two second source/drain regions and the at least one second channel region being aligned with the two first source/drain regions and the at least one first channel region, respectively, and the two second source/drain regions being electrically isolated from the two first source/drain regions by the dielectric layer;
a first embedded contact in a first source/drain region of the two first source/drain regions of the first transistor;
and
a wire electrically connected to the first embedded contact, wherein the wire is either below the dielectric layer and positioned laterally adjacent to the first source/drain region or in a metal level and aligned above a second source/drain region of the two second source/drain regions of the second transistor.

3 more elements

An integrated circuit structure comprising:

a stacked pair of transistors on a substrate and comprising:
a first transistor on the substrate and comprising two first source/drain regions and at least one first channel region positioned laterally between the two first source/drain regions;
a second transistor stacked above the first transistor and comprising two second source/drain regions and at least one second channel region positioned laterally between the two second source/drain regions, the two second source/drain regions and the at least one second channel region being aligned above the two first source/drain regions and the at least one first channel region, respectively;
and
at least one dielectric layer between the two first source/drain regions and the two second source/drain regions;
a first buried wire below the dielectric layer and positioned laterally adjacent to a first source/drain region of the two first source/drain regions of the first transistor on a first side of the stacked pair;
a second buried wire above the dielectric layer and positioned laterally adjacent to a second source/drain region of the two second source/drain regions of the second transistor on a second side of the stacked pair opposite the first side;
a first embedded contact in the first source/drain region, having a top surface covered by the dielectric layer, and extending laterally beyond a side edge of the first source/drain region to the first buried wire;
and,
a second embedded contact in the second source/drain region and extending laterally beyond a side edge of the second source/drain region to the second buried wire.

7 more elements

An integrated circuit structure comprising:

a stacked pair of transistors on a substrate and comprising:
a first transistor on the substrate and comprising two first source/drain regions and at least one first channel region positioned laterally between the two first source/drain regions;
a second transistor stacked above the first transistor and comprising two second source/drain regions and at least one second channel region positioned laterally between the two second source/drain regions, the two second source/drain regions and the at least one second channel region being aligned above the two first source/drain regions and the at least one first channel region, respectively;
and
at least one dielectric layer between the two first source/drain regions and the two second source/drain regions;
a buried wire below the dielectric layer and positioned laterally adjacent to a first source/drain region of the two first source/drain regions of the first transistor on a first side of the stacked pair;
a metal level wire in a metal level above the second transistor and on a second side of the stacked pair opposite the first side;
and,
two first embedded contacts in the two first source/drain regions and electrically connected to the buried wire and the metal level wire, respectively.

6 more elements

Dependencies are inferred from the claim text.