Hardware node having a matrix vector unit with block-floating point processing
AssigneeMicrosoft Technology Licensing, LLC
InventorsEric S. Chung, Douglas C. Burger, Daniel Lo, Kalin Ovtcharov
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicrosoft Technology Licensing, LLC
InventorsEric S. Chung, Douglas C. Burger, Daniel Lo, Kalin Ovtcharov
Estimating the term…
Processors and methods for neural network processing are provided. A method includes receiving vector data corresponding to a layer of a neural network model, where each of the vector data has a value comprising at least one exponent. The method further includes first processing a first subset of the vector data to determine a first shared exponent for representing values in the first subset of the vector data in a block-floating point format and second processing a second subset of the vector data to determine a second shared exponent for representing values in the second subset of the vector data in a block-floating point format in a manner that no vector data from the second subset of the vector data influences a determination of the first shared exponent and no vector data from the first subset of the vector data influences a determination of the second shared exponent.
A system comprising:
A processor configured to:
A method in a processor including a matrix vector unit, the method comprising:
Dependencies are inferred from the claim text.