# US 10,146,200 B2 · Apparatus and method for updating operating system in programmable logic controller

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 10,146,200 B2
- Document ID: US10146200B2
- Status: Granted
- Kind: B2
- Application number: 14/465,526
- Filed: 2014-08-21
- Published: 2015-03-05
- Granted: 2018-12-04
- Earliest claimed: 2013-08-29
- Assignees: Lsis Co., Ltd.
- Applicants: Lsis Co., Ltd.
- Inventors: Jo Dong Park
- Web page: https://patentgrep.com/patent/US10146200B2

## CPC

- G05B 19/056: {Programming the PLC}
- G06F 8/656: while running
- G06F 13/1668: {Details of memory controller}
- G05B 2219/25346: Several operating systems in one device
- G05B: CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS (systems for controlling or regulating non-electric variables G05D; systems for regulating electric or magnetic variables G05F; control devices or systems insofar as characterised by mechanical features only G05G)
- G06F: ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models G06N)

## Abstract

The present disclosure relates to an apparatus for updating an OS (Operating System) in PLC (Programmable Logic Controller) configured to update an OS in a PLC, and to perform an operation by instantly applying the updated OS to the PLC, and a method using the same, the apparatus including an MPU (Micro Processing Unit), a flash memory, a second working memory, and a switching unit.

## Claims

### Claim 1

An apparatus for updating an OS (Operating System) in a PLC (Programmable Logic Controller), the apparatus comprising:
an MPU (Micro Processing Unit) downloading a plurality of OSs from a PADT (Programming And Debugging Tool) and performing an operation in response to the one of the downloaded OSs;
a flash memory storing the plurality of downloaded OSs, wherein the flash memory includes a first OS area and a second OS area;
a first working memory separate from and independent of the flash memory, wherein the first working memory stores a latest version of the plurality of OSs previously stored in the flash memory;
a second working memory separate from and independent of the flash memory, wherein the second working memory stores a newly versioned OS in the flash memory subsequent to the first working memory storing the latest version of the plurality of OSs; and
a switching unit configured to switch a chip select signal received from the MPU for selecting the first working memory or the second working memory in response to a chip switching signal received from the MPU and to apply the switched chip select signal to the first working memory and the second working memory, wherein switching the chip select signal reverses a previously applied chip select signal,
wherein the PLC is operated by applying the newly versioned OS in the second working memory after the PLC was operated by applying the latest version of the plurality of OSs, wherein a switch of the operation of the PLC from the latest version of the plurality of OSs to the newly versioned OS is carried out without recycling power of the PLC,
wherein the chip switching signal comprises a logic 1 signal and a logic 0 signal,
wherein the chip select signal of the MPU comprises a first chip select signal and a second chip select signal,
wherein the switching unit comprises:
a first buffer and a second buffer configured to receive the first chip select signal of the MPU; and
a third buffer and a fourth buffer configured to receive the second chip select signal of the MPU,
wherein the chip switching signal outputted from the MPU is configured to be inputted to a non-inverting control terminal of the first buffer, a non-inverting control terminal of the third buffer, an inverting control terminal of the second buffer, and an inverting control terminal of the fourth buffer,
wherein the first buffer and the fourth buffer are configured to output a chip select signal of the first working memory, wherein the chip select signal of the first working memory is configured to activate the first working memory, and
wherein the second buffer and the third buffer are configured to output a chip select signal of the second working memory, wherein the chip select signal of the second working memory is configured to activate the second working memory.

### Claim 2 (depends on 1)

The apparatus of claim 1, wherein the MPU stores the latest version of the plurality of OSs in the first working memory by comparing versions of OSs stored in each of the first OS area and second OS area.

### Claim 3 (depends on 1)

The apparatus of claim 1, wherein the MPU stores the plurality of OSs downloaded from the PADT in an OS area of the flash memory that stores a previous version of the plurality of OSs by comparing versions of OSs stored in each of the first OS area and second OS area.

### Claim 4 (depends on 1)

The apparatus of claim 1, wherein downloading the plurality of OSs from the PADT comprises calling a boot program.

### Claim 5

A method for updating an OS (Operating System) in a PLC (Programmable Logic Controller), the method performed by an MPU (Micro Processing Unit) and comprising:
downloading a plurality of OSs from a PADT (Programming And Debugging Tool);
storing the plurality of downloaded OSs in a flash memory, wherein the flash memory includes a first OS area and a second OS area;
storing a latest version of the plurality of OSs previously stored in the flash memory in a first working memory;
storing a newly versioned OS stored in the flash memory in a second working memory subsequent to storing the latest version of the plurality of OSs in the first working memory, wherein the first working memory and the second working memory are separate from and independent of the flash memory; and
switching, via a switching unit, a chip select signal from the MPU for selecting the first working memory or the second working memory in response to a chip switching signal; and
applying the switched chip select signal to the first working memory and the second working memory, wherein switching the chip select signal reverses a previously applied chip select signal,
wherein the PLC is operated by applying the newly versioned OS in the second working memory after the PLC was operated by applying the latest version of the plurality of OSs, wherein a switch of the operation of the PLC from the latest version of the plurality of OSs to the newly versioned OS is carried out without recycling power of the PLC,
wherein the chip switching signal comprises a logic 1 signal and a logic 0 signal,
wherein the chip select signal of the MPU comprises a first chip select signal and a second chip select signal,
wherein the switching unit comprises:
a first buffer and a second buffer configured to receive the first chip select signal of the MPU; and
a third buffer and a fourth buffer configured to receive the second chip select signal of the MPU,
wherein the chip switching signal is configured to be inputted to a non-inverting control terminal of the first buffer, a non-inverting control terminal of the third buffer, an inverting control terminal of the second buffer, and an inverting control terminal of the fourth buffer,
wherein the first buffer and the fourth buffer are configured to output a chip select signal of the first working memory, wherein the chip select signal of the first working memory is configured to activate the first working memory, and
wherein the second buffer and the third buffer are configured to output a chip select signal of the second working memory, wherein the chip select signal of the second working memory is configured to activate the second working memory.

### Claim 6 (depends on 5)

The method of claim 5, wherein downloading the plurality of OSs from the PADT comprises calling a boot program.

### Claim 7 (depends on 5)

The method of claim 5, wherein storing the latest version of the plurality of OSs in the first working memory comprises comparing versions of OSs stored in each of the first OS area and second OS area.

### Claim 8 (depends on 5)

The method of claim 5, wherein the plurality of OSs downloaded from the PADT are stored in an OS area of the flash memory that stores a previous version of the plurality of OS by comparing versions of OSs stored in each of the first OS area and second OS area.