# US 10,122,280 B1 · Loop control coefficients in a buck converter

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 10,122,280 B1
- Document ID: US10122280B1
- Status: Granted
- Kind: B1
- Application number: 15/854,120
- Filed: 2017-12-26
- Granted: 2018-11-06
- Earliest claimed: 2017-12-26
- Assignees: Texas Instruments Incorporated
- Applicants: Texas Instruments Incorporated
- Inventors: Ari Kalevi Väänänen; Jussi Matti Aleksi Särkkä
- Web page: https://patentgrep.com/patent/US10122280B1

## CPC

- H02M 3/1582: {Buck-boost converters (H02M3/1584 takes precedence)}
- G05F 1/575: characterised by the feedback circuit
- H02M 1/4208: {Arrangements for improving power factor of AC input}
- H02M 3/156: with automatic control of output voltage or current, e.g. switching regulators
- H02M 3/1563: {without using an external clock (H02M3/158 takes precedence)}
- H02M 3/157: with digital control
- H02M 3/1588: {comprising at least one synchronous rectifier element (H02M3/1582, H02M3/1584 take precedence)}
- Y02B 70/10: Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
- H02M: APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF (transformers H01F; dynamo-electric converters H02K47/00; controlling transformers, reactors or choke coils, control or regulation of electric motors, generators or dynamo-electric converters H02P)
- G05F: SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- Y02B: CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS

## Abstract

A buck converter includes a high side transistor, a low side transistor, and a controller. The high side transistor is configured to, when ON, connect an inductor to an input signal. The low side transistor is configured to, when ON, connect the inductor to ground. The controller is configured to control the high side transistor and the low side transistor. The controller has a comparator that includes a first input pair that includes a first transistor, a second transistor, a third transistor, a fourth transistor, a first switch, and a second switch connected such that, when the first switch is closed and the second switch is open, a total gain of the first input pair is one relative to other input pairs and, when the second switch is closed and the first switch is open, the total gain of the first input pair is two relative to other input pairs.

## Claims

### Claim 1

A buck converter, comprising:
a high side power transistor configured to, when ON, connect an inductor to an input signal;
a low side power transistor configured to, when ON, connect the inductor to ground; and
a controller configured to control the high side power transistor and the low side power transistor, the controller having a feedback comparator that includes a first input pair comprising a first transistor, a second transistor, a third transistor, a fourth transistor, a first switch, and second switch connected such that:
when the first switch is closed and the second switch is open, a total gain of the first input pair is one relative to a second input pair; and
when the second switch is closed and the first switch is open, the total gain of the first input pair is two relative to the second input pair.

### Claim 2 (depends on 1)

The buck converter of claim 1, wherein the feedback comparator further includes a third input pair comprising a fifth transistor, a sixth transistor, a seventh transistor, an eighth transistor, a third switch, and fourth switch connected such that:
when the third switch is closed and the fourth switch is open, a total gain of the second input pair is one relative to the second input pair; and
when the fourth switch is closed and the second switch is open, the total gain of the second input pair is two relative to the second input pair.

### Claim 3 (depends on 2)

The buck converter of claim 2, wherein the feedback comparator further includes a fourth input pair comprising a ninth transistor, a tenth transistor, an eleventh transistor, a twelfth transistor, a fifth switch, and sixth switch connected such that:
when the fifth switch is closed and the sixth switch is open, a total gain of the third input pair is one relative to the second input pair; and
when the sixth switch is closed and the fifth switch is open, the total gain of the third input pair is two relative to the second input pair.

### Claim 4 (depends on 3)

The buck converter of claim 3, wherein the first input pair generates a first output signal and a second output signal, the third input pair generates a third output signal, and a fourth output signal, and the fourth input pair generates a fifth output signal and a sixth output signal.

### Claim 5 (depends on 4)

The buck converter of claim 4, wherein the feedback comparator is further configured to combine the first output signal, the third output signal, and the fourth output signal to generate a positive combined signal and combine the second output signal, the fourth output signal, and the sixth output signal to generate a negative combined signal.

### Claim 6 (depends on 5)

The buck converter of claim 5, wherein the feedback comparator is further configured to compare the positive combined signal and the negative combined signal to generate the comparator output signal.

### Claim 7 (depends on 4)

The buck converter of claim 4, wherein the first input pair corresponds with an output voltage feedback, the third input pair corresponds with a modulating ramp feedback, and the fourth input pair corresponds with a current balance feedback.

### Claim 8 (depends on 1)

The buck converter of claim 1, wherein the second switch connects between a gate of the third transistor to a gate of the fourth transistor.

### Claim 9 (depends on 8)

The buck converter of claim 8, wherein the first switch connects between a gate of the second transistor and the gate of the third transistor.

### Claim 10

A comparator, comprising:
a first transistor including a first gate, a first source, and a first drain, the first gate configured to receive a feedback signal;
a second transistor including a second gate, a second source, and a second drain, the second gate configured to receive the feedback signal and wherein the second drain is connected to the first drain;
a third transistor including a third gate, a third source, and a third drain;
a fourth transistor including a fourth gate, a fourth source, and a fourth drain, the fourth gate configured to receive the reference signal and wherein the fourth drain is connected to the third drain;
a first switch including a first terminal and a second terminal, the first terminal connected to the second gate and the second terminal connected to the third gate; and
a second switch including a third terminal and a fourth terminal, the third terminal connected to the third gate and the fourth terminal connected to the fourth gate.

### Claim 11 (depends on 10)

The comparator of claim 10, wherein, when the first switch is closed, the third gate is configured to receive the feedback signal.

### Claim 12 (depends on 11)

The comparator of claim 11, wherein, when the second switch is closed, the third gate is configured to receive the reference signal.

### Claim 13 (depends on 11)

The comparator of claim 11, wherein the first terminal is further connected to the first gate.

### Claim 14 (depends on 13)

The comparator converter of claim 13, wherein the second terminal is further connected to the third terminal.

### Claim 15 (depends on 11)

The comparator of claim 11, wherein the first source is connected to the second source, the third source, and the fourth source.

### Claim 16 (depends on 14)

The comparator of claim 14, wherein the first drain and second drain are configured to generate a positive output signal and the third drain and fourth drain are configured to generate a negative output signal.

### Claim 17 (depends on 15)

The comparator of claim 15, wherein the first transistor, the second transistor, the third transistor, and the fourth transistor are p-channel metal-oxide-semiconductor field-effect (PMOS) transistors.

### Claim 18

A buck converter, comprising:
a high side power transistor configured to, when ON, connect an inductor to an input signal;
a low side power transistor configured to, when ON, connect the inductor to ground; and
a controller configured to control the high side power transistor and the low side power transistor, the controller having a feedback comparator that includes:
a first transistor including a first gate, a first source, and a first drain, the first gate configured to receive a feedback signal;
a second transistor comprising including a second gate, a second source, and a second drain, the second gate configured to receive the feedback signal and wherein the second drain is connected to the first drain;
a third transistor including a third gate, a third source, and a third drain;
a fourth transistor including a fourth gate, a fourth source, and a fourth drain, the fourth gate configured to receive the reference signal and wherein the fourth drain is connected to the third drain;
a first switch including a first terminal and a second terminal, the first terminal connected to the second gate and the second terminal connected to the third gate; and
a second switch including a third terminal and a fourth terminal, the third terminal connected to the third gate and the fourth terminal connected to the fourth gate.

### Claim 19 (depends on 18)

The buck converter of claim 18, when the first switch is closed, the third gate is configured to receive the feedback signal.

### Claim 20 (depends on 19)

The buck converter of claim 19, wherein, when the second switch is closed, the third gate is configured to receive the reference signal.