Read-out integrated circuit with integrated compressive sensing
AssigneeRaytheon Company
InventorsRobert C. Gibbons, Martin S. Denham, Eric J. Beuville, David U. Fluckiger
Life of this patent
Estimating the term…
Abstract
According to one aspect, a Read-Out Integrated Circuit (ROIC) with integrated Compressive Sampling (CS) is provided. The ROIC includes an input to couple to a photodetector array including a plurality of photodetectors and is configured to generate compressed image data by sampling and summing the values of the plurality of photodetectors consistent with a set of Compressive Sampling Measurement Matrices and provide the resulting coded aggregates to a signal processor as compressed image data.
Claims19
A Read-Out Integrated Circuit (ROIC) with integrated Compressive Sampling (CS) configured to couple to a photodetector array including a plurality of photodetectors, the ROIC comprising:
- a mask generator and control component configured to generate a plurality of Compressive Sampling Measurement Matrices (CSMMs) each descriptive of a sampling pattern to sample at least one portion of the photodetector array;
- and
- a compute element array coupled to the photodetector array and the mask generator and control component, the compute element array configured to:
- receive a plurality of photodetector values from the photodetector array;
- receive the CSMMs from the mask generator and control component;
- generate compressed image data by selectively sampling, in parallel, a plurality of portions of the photodetector array consistent with the plurality of CSMMs, wherein each of the CSMMs specify selected photodetector values to be sampled within a corresponding portion of the plurality of portions, and the compressed image data includes a plurality of coded aggregates;
- and
- provide the compressed image data to at least one processor.
A focal plane array (FPA) imaging system comprising:
- at least one processor;
- a photodetector array including a plurality of photodetectors;
- and
- a Read-Out Integrated Circuit (ROIC) with integrated Compressive Sampling (CS) coupled between the at least one processor and the photodetector array, the ROIC being configured to:
- generate a plurality of Compressive Sampling Measurement Matrices (CSMMs) each descriptive of a sampling pattern to sample at least one portion of the plurality of photodetectors,
- generate compressed image data by selectively sampling, in parallel, a plurality of portions of the plurality of photodetectors consistent with the plurality of CSMMs, wherein each of the CSMMs specify photodetector values to be sampled within a corresponding portion of the plurality of portions, and the compressed image data includes a plurality of coded aggregates, and
- output the compressed image data to the at least one processor.
Dependencies are inferred from the claim text.