Semiconductor device and method of manufacturing semiconductor device
AssigneeFuji Electric Co., Ltd.
InventorsYuichi Harada, Yasuyuki Hoshi
Life of this patent
Estimating the term…
Loading patent…
AssigneeFuji Electric Co., Ltd.
InventorsYuichi Harada, Yasuyuki Hoshi
Estimating the term…
A recess where an edge termination region is lower than an active region is disposed on a silicon carbide base body and an n−-type silicon carbide layer is exposed at a bottom of the recess. In the portion of the n−-type silicon carbide layer exposed at the bottom of the recess, first and second JTE regions configuring a JTE structure are disposed. The first JTE region is disposed from the bottom of the recess, along a side wall and covers a bottom corner portion of the recess. The first JTE region overlaps an outermost first p-type base region at the bottom corner portion. The first JTE region has an impurity concentration that is highest at the portion overlapping the first p-type base region and distribution of the impurity concentration in a depth direction peaks at a portion deeper than the bottom of the recess.
A semiconductor device comprising:
A method of manufacturing a semiconductor device including an active region disposed on a semiconductor substrate of a first conductivity type and formed from a semiconductor material having a band gap that is wider than that of silicon, and an edge termination region surrounding a periphery of the active region, the method comprising:
Dependencies are inferred from the claim text.