Allowing deletion of a dispatched instruction from an instruction queue when sufficient processor resources are predicted for that instruction

Data processing circuitry comprising:

• instruction queue circuitry to maintain one or more instruction queues to store fetched instructions;
• instruction decode circuitry to decode instructions dispatched from the one or more instruction queues, the instruction decode circuitry being configured to allocate one or more processor resources of a set of processor resources to a decoded instruction for use in execution of that decoded instruction;
• detection circuitry to detect, for an instruction to be dispatched from a given instruction queue, a prediction indicating whether sufficient processor resources are predicted to be available for allocation to that instruction by the instruction decode circuitry;
• and
• dispatch circuitry to dispatch an instruction from the given instruction queue to the instruction decode circuitry, the dispatch circuitry being responsive to the detection circuitry to allow deletion of the dispatched instruction from that instruction queue when the prediction indicates that sufficient processor resources are predicted to be available for allocation to that instruction by the instruction decode circuitry, wherein the dispatch circuitry is configured to retain a dispatched instruction in that instruction queue when the prediction indicates that insufficient processor resources are predicted to be available for allocation to that instruction by the instruction decode circuitry.