Stochastic computation using deterministic bit streams
AssigneeRegents of the University of Minnesota
InventorsMarcus Riedel, Devon Jenson
Life of this patent
Estimating the term…
Loading patent…
AssigneeRegents of the University of Minnesota
InventorsMarcus Riedel, Devon Jenson
Estimating the term…
In some examples, a device includes an integrated circuit comprising a computational unit configured to process at least two input bit streams that each include a sequential set of data bits or two or more sets of data bits in parallel that is deterministically encoded to represent numerical values based on a probability that any data bit in the bit stream is high. In some examples, the computational unit includes a convolver configured to generate pair-wise bit combinations of the data bits of the input bit streams. In some examples, e computational unit further includes a stochastic computational unit configured to perform a computational operation on the pair-wise bit combinations and produce an output bit stream having a set of data bits indicating a result of the computational operation based on a probability that any data bit in the set of data bits of the output bit stream is high.
A device comprising:
A method of operating an integrated circuit comprising a computational unit, the method comprising:
A method comprising:
Dependencies are inferred from the claim text.